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Abstract— This paper reports physics based TCAD 
simulations of multi-frequency C-V curves of In0.53Ga0.47As 
MOSCAPs including the AC response of the border traps. 
The calculations reproduce the experimental inversion and 
accumulation capacitance versus frequency, and provide a 
means to profile the space and energy density of states of 
border traps. A sensitivity analysis of the results to border 
traps’ distribution is carried out changing the trap volume 
and the oxide capacitance. 
Keywords—III-V compounds, TCAD simulation, border 
traps, parameter extraction, C-V, trap volume 
I.  INTRODUCTION 
Compared to the Si/SiO2 material system, high-k 
dielectrics deposited on III-V semiconductors exhibit 
large interface and border trap (BT) values, which induce 
mobility degradation [1,2], Fermi-level-pinning [3,4] 
capacitance-voltage (C-V) hysteresis [5]  and 1/f noise 
[6]. Multi-frequency C-V measurements are highly 
sensitive to such traps and can be used to extract trap 
concentration profiles in energy and space [7,8,9]. 
Analysis of border traps to date has been based on an 
approach which models the border traps as a distributed 
capacitor/resistor model [7,10,11]. In this work, we 
extend on these studies to model the border trap response 
using a band to trap tunneling process. This allows the 
density of border traps to be varied in space and energy 
as well as allowing the impact of trap volume to be 
studied. The physics based models required to perform 
the simulations are already implemented in commercial 
TCAD tools (e.g. Sentaurus [12]), which include Fermi-
Dirac statistics, multi-valley non-parabolic band structure 
and quantum corrections via the modified local density 
approximation MLDA [13]. Elastic and inelastic band-to-
trap tunneling models can be used to model the dynamics 
of border traps [14,15]. 
In this paper, we show how, with a suitable calibration, 
the TCAD model reproduces the frequency dispersion of 
state-of-the-art Al2O3/In0.53Ga0.47As MOSCAPs. 
Simulations rely on small-signal AC analysis [16]. The 
response of the device to ‘small’ sinusoidal signals 
superimposed upon an established DC bias is computed 
as a function of frequency by solving the Poisson, drift-
diffusion and charge conservation equations.  The carrier 
recombination rates that influence the device dynamic 
depend on i) Generation–recombination processes 
governing carriers transitions between conduction and 
valence band, that are modelled using the Shockley–
Read–Hall theory and ii) the capture/ emission process of 
carriers in and from remote traps.  
II. DEVICE AND MODEL CALIBRATION 
The n-type InGaAs MOSCAP fabrication starts with a  
n+ InP (100) substrate. A 2 μm n-In0.53Ga0.47As layer was 
grown by MOVPE using a nominal S doping 
concentration of 4·1017 cm-3. The value measured by 
Electrochemical Capacitance-Voltage (ECV) [17] varies 
between 4 and 6·1017 cm-3 across the layer, as shown in 
Fig. 1. The Al2O3 dielectric (nominal thickness 8 nm) 
was grown by atomic layer deposition (ALD). TEM 
measurements indicate an actual thickness of 6 ± 0.3 nm 
(Fig. 2). Ni(70 nm)/Au(90 nm) was used as the metal 
gate and was formed by electron beam evaporation and a 
lift-off process. MOS capacitors were treated by post-
metal FGA (0.05H2,0.95N2) using the optimum 
temperature of 450 °C. 
 
 
Fig. 1. Dopant profile measured with the ECV method. 
The mean value is reported as a guide to the eye. 
 
 
 
Fig. 2. Cross-sectional TEM image shows an Al2O3 gate 
oxide thickness of 6 ± 0.3 nm. 
Capacitance vs voltage characteristics have been 
measured between 1 kHz and 1 MHz using an E4980 
LCR meter. The device area is large enough so that edge 
effects can be neglected. 
To simplify the analysis some parameters need to be set 
before running simulations with BTs. In particular, the 
value of εox has been extracted by TCAD setting 
ND=4·1017 cm-3 and varying εox and Tox. Under the 
assumption that traps do not affect the minimum 
capacitance in inversion (Cmin) at high-frequency, we 
found a set of parameters (Tox=6.3 nm and εox=7) that 
matches the experimental Cmin, see Fig. 3. To determine 
the metal work function (WF), we identified the VG (~ 
0.65 V) where the capacitance dispersion with frequency 
is minimum, i.e. the point where the amount of traps is 
the lowest one, so that the experimental capacitance at 
1MHz should be very close to the simulations w/o BTs. 
This gives WF=5.2 eV, close to the metal work function 
of Nickel (5.04-5.35 eV [18]), meaning that in this 
sample the fixed charge inside the dielectric is quite low. 
 
 
 
Fig. 3. Simulated (w/o BTs) Cmin values (at 1 MHz and 
VG=-3 V) using ND=4·1017 cm-3 and changing Tox and 
εox. Tox is varied inside the confidence interval 
established by TEM (6 ± 0.3 nm, Fig. 2). The 
experimental value of Cmin is reported with the dashed 
line. 
 
 
 
 
Fig. 4. Experimental (open symbols) and simulated 
(closed symbols, w/o BTs) curves of G/ω and -ω·dC/dω 
plotted as a function of frequency (ω is the angular 
frequency). The transition frequency fm is reproduced 
using a minority carrier generation life time of ~ 92 ps. 
 
Minority carrier lifetime was calibrated to match the 
frequency position of the peaks in the G/ω and -ω·dC/dω 
curves [19] in Fig. 4. This calibration also captures the 
experimental inversion capacitance vs frequency (Fig. 5), 
proving that the sample is genuinely inverted. 
 
 
 
Fig. 5. Experimental (open symbols) and simulated 
(closed symbols, w/o BTs) inversion capacitance 
(extracted at VG=-3 V) as a function of frequency. 
III. RESULTS 
Reproducing the frequency dispersion in accumulation 
requires determining the distribution of the BT (DBT). To 
simplify the problem, some assumptions are made: 1) the 
energy distribution has a Gaussian shape, also reported in 
[1,2,6]; 2) the spatial distribution is also Gaussian; 3) the 
tunneling mechanism of capture and emission is elastic. 
Using approximation 1) and 2) the BT distribution (DBT) 
as function of energy (E) and space (z) is given by: 
 
where NBT is the peak value of the DBT, µE and µS are 
respectively the energy and space position of the peak 
and σE and σS are respectively the standard deviation of 
the energy and space Gaussian. The energy reference is 
the InGaAs conduction band, z is the distance of the BT 
from the high-k/III-V interface. 
From the theory of interface traps we know that a 
typical range for the capture cross section (σ) is within 
10-16 to 10 -14 cm2 [20,21]. This corresponds to a capture 
radius between 0.06 and 0.56 nm. Using these radiuses, 
we find a corresponding spherical trap volumes (ΩT) of 
0.75·10-24 and 0.86·10-21 cm3. For this reason, we 
consider two values of ΩT: 1·10-24 and 1·10-21 cm3, close 
to the numbers above, and we check how they affect the 
shape of the BT distribution necessary to reproduce the 
experimental C-V curves. 
Considering ΩT=1·10-24 cm3, a good agreement 
between experiments and simulations was achieved in 
accumulation and inversion regions, see Fig. 6. The BT 
distribution used has a peak value of 1.34·1020 cm-3 eV-1 
and its energy and space dependences are reported in Fig. 
7. Similar volume density of border traps have been 
found with alternatives techniques [1, 7, 8, 11]. 
Here we notice that AC simulations including interface 
traps are not reliable when one employs the MLDA 
model, because the electrons are set back from the high-
k/III-V interface so that the concentration at the interface 
vanishes. Because the calculation of emission rate from 
interface traps is local and relies on the carrier 
concentration at the interface [12], the emission rates 
become unphysically small. For this reason, in this work, 
we do not include interface traps and thus the capacitance 
in the depletion region cannot be reproduced correctly. In 
the subsequent figures we limit the comparison to the 
accumulation region, where border traps dominate. 
 
 
 
Fig. 6. CV characteristics measured (open symbols) and 
simulated (closed symbols) including border traps at 
300 K with a trap volume of 110-24 cm3. Negligible 
leakage current is observed during the measurements. 
 
 
 
Fig. 7. Border traps distribution in energy and space 
assuming ΩT=1·10-24 cm3. The BT parameters are: 
NBT=1.34·1020 cm-3 eV-1, σE=0.42 eV, μE=0.93 eV, 
σS=2.3 nm and μs=0 nm. 
 
We then study how the border traps distribution is 
affected by the trap volume. Considering ΩT = 1·10-21 
cm3, we can still reproduce the experimental data in 
accumulation, see Fig. 8, but using the BT distribution 
reported in Fig. 9a. It is interesting to note that increasing 
the trap  volume, and therefore reducing the response 
time of the traps, the distribution that allows us to fit the 
experimental data penetrates deeper in space in the 
dielectric. In fact, it has: i) a lower peak value, ii) a 
uniform spatial distribution and iii) a wider trap region 
(the space region where the traps are defined changes 
from 2.5 to 3.5 nm). From this analysis, we see that ΩT is 
a critical parameter for the extraction of the border trap 
distribution, in fact the same trend of accumulation 
capacitance as a function of frequency can be found (see 
Fig. 10) using different ΩT and different DBT. 
 
 
Fig. 8. Same of Fig. 6, but for VG >0.5 V and assuming 
a trap volume of 110-21 cm3. 
 
 
 
Fig. 9. Same of Fig. 7, but considering ΩT= 110-21 cm3 
and Tox= 6.3 (a), 6.0 (b) and 5.7 (c) nm. Changing TOX, 
DBT must be varied to reproduce the experimental C-V. 
The BT parameters are: a) NBT=5·1019 cm-3 eV-1, σE=0.5 
eV, μE=0.93 eV, with a constant distribution in space; b) 
NBT=3.8·1019 cm-3 eV-1, σE=0.5 eV, μE=0.93 eV, σS=1.5 
nm and μs=2.5 nm; c) NBT=3.2·1019 cm-3 eV-1, σE=0.5 
eV, μE=0.88 eV,  σS=1.3 nm and μs=3.0 nm. 
 
In presence of BTs, it is very difficult to determine the 
exact value of COX directly from the experimental C-V. 
On the other hand, the dielectric thickness and the value 
of the oxide dielectric constant are often unknown. Slight 
adjustments to COX entail different BT profiles to match 
the experimental data in accumulation. 
To elaborate on this point, we modify the value of COX 
by changing TOX within the range suggested by the TEM 
measurements (6 ± 0.3 nm in Fig.2), and repeat the 
extraction of the BT distribution. We set ΩT=110-21 cm3 
and consider two additional values for TOX: 6.0 and 5.7 
nm, in accordance with Fig. 2. The case with TOX = 6.0 
nm reproduces the experiments very well (not shown) 
using the spatial distribution reported in Fig. 9.b. 
 
 
 
Fig. 10. Experimental (open symbols) and simulated 
(closed symbols) accumulation capacitance (at VG=-
2.65 V) vs frequency for different ΩT values. 
 
It is worth noting that by reducing TOX, COX increases 
and thus the simulated capacitance w/o BTs approaches 
the experimental capacitance at 1 MHz. Therefore, at 
high frequencies the contribution of BTs to the total 
capacitance is modest. To fit the experiments, it is thus 
necessary to reduce the amount of traps near the interface 
(the fastest ones) by moving the Gaussian peak inside the 
oxide of 2.5 nm. In the case with TOX = 5.7 nm,  it is only 
possible to reproduce the accumulation region for VG < 
2.0 V (not shown): since it is necessary to further reduce 
the DBT peak, see Fig. 9c, the Fermi level penetrates well 
inside the conduction band of the InGaAs, thus starting to 
occupy the L-valleys at Vg> 2 V. The L-valleys have 
larger DoS than the Γ valley, so that the simulated 
capacitance increases, overestimating the experiments, 
see Fig. 11. 
 
 
 
Fig. 11. As Fig. 10, but for different value of TOX: 6.3 
(circles), 6.0 (filled squares) and 5.7 (triangles) nm. 
Although the origin of the border traps is still debated, 
it is believed these defects are located near the interface 
[22], where chemical analysis indicates an interfacial 
transition region of 1 to 2 nm which contains elements 
from both the InGaAs substrate and the oxide [23]. For 
this reason, although it is possible to get a good 
agreement between simulations and experiments using 
different values of Tox, a fitting that leads to lower 
density of border traps close to the interface than deep 
into the oxide looks suspicious.  
IV. CONCLUSIONS 
In this paper, we used extensive physics based TCAD 
simulations to analyze the frequency dispersion of C-V 
curves for advanced InGaAs/Al2O3 MOSCAPs and 
extract the minority carriers’ lifetime and the border trap 
distribution. By making an analogy between the capture 
cross section of interface states and the capture volume of 
border traps we have identified a possible range of trap 
volume between 1·10-24 and 1·10-21 cm3.  
We show that a proper estimate of COX is needed for a 
reliable estimation of DBT: if COX is underestimated (e.g. 
the 5.7 nm case in this paper), simulations deviate from 
the experimental C-V. Using TOX = 6.0 nm instead of 6.3 
nm, the number of trap states, obtained by integrating the 
DBT in energy and space is reduced by 43%. 
Since different sets of geometrical and trap parameters 
still provide similarly good fits to the measured 
capacitance, a more robust and effective approach for 
determining DBT, might be reproduce both the 
experimental capacitance and conductance using a single 
set of border traps parameters. 
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